This tutorial shows the use of an FPGA development board (Diligent Basys 3) to implement a pseudo-random generator and display the results on the 7-segment display. The approach used in this project is primarily RTL with the addition of an MMCM clock IP RTL module.
Links to examples in a Bitbucket repository are here: GitHub